

저전력 지능형 반도체 소자를 위한 물질 및 기술

2023년 7월 26일



Jeongwon Park, PhD., P.Eng., SMIEEE

Associate Professor,
Department of Electrical and Biomedical Engineering,
University of Nevada, Reno, NV 89557, USA

E-mail: jepark@unr.edu
<https://packpages.unr.edu/jepark/>

Department of Electrical & Biomedical Engineering Associate Professor Jeongwon Park's research in the Davidson Foundation ISO Class 5 (Class 100) Cleanroom ranges from biomedicine to advanced manufacturing. Supported by a mechanical room with 10 independent air and water systems, the cleanroom is a carefully calibrated and maintained laboratory that reduces air contaminants from an average of between 500,000 and 1,000,000 parts per cubic foot in ordinary indoor spaces down to 100.

네바다대학교 리노
전기의용공학과
박정원 교수



University of Nevada, Reno





uOttawa

Semiconductor Materials and Devices for Low-power Artificial Intelligent Semiconductor Chips

Jeongwon Park, PhD.

Associate Professor,
Department of Electrical and Biomedical Engineering,
University of Nevada, Reno, NV 89557, USA
E-mail: jepark@unr.edu





About the University of Nevada, Reno (UNR)



University of Nevada, Reno

[APPLY](#) [VISIT](#) [NEWS](#)

Search www.unr.edu



[QUICKLINKS](#) ▾

[MENU](#) ≡



About the University of Nevada, Reno

It all started as little more than a hopeful idea in one of the newest states in the Union. Today, this idea is now a high-impact research institution transforming the state of Nevada.




Founded in 1874



21,000+ students




**1,049 academic
faculty**



**19:1 student-to-
faculty ratio**



Tahoe Reno Industrial Center (TRI)



- TESLA Gigafactory: <https://www.tesla.com/gigafactory>
- Apple data center: <https://www.datacenters.com/apple-inc-reno>
- <https://www.usatoday.com/story/tech/2017/05/10/apple-announces-1-billion-data-center-expansion-east-reno/101533480/>
- Google data center
- <https://www.rgj.com/story/money/business/2019/07/31/google-massive-reno-nevada-facility-rising-high-desert/1871965001/>
- NCAR : <https://www.rgj.com/story/money/business/2019/07/31/google-massive-reno-nevada-facility-rising-high-desert/1871965001/>



Jeongwon Park, PhD., P.Eng

Associate Professor,



Department of Electrical and Biomedical Engineering,
University of Nevada, Reno, NV 89557, USA

E-mail: jepark@unr.edu

Cell: 1 (775) 225-6726

University of Nevada, Reno

Research Areas: Materials, Sensors and Devices



Personal care



Medical applications

Received: 5 January 2020 | Revised: 26 March 2020 | Accepted: 1 May 2020
DOI: 10.1002/mmce.22091

RESEARCH ARTICLE



INTERNATIONAL JOURNAL OF
RF AND MICROWAVE
COMPUTER-AIDED ENGINEERING
WILEY

New small-signal extraction method applied to GaN HEMTs on different substrates

Mohamad Al Sabbagh¹ | Mustapha C. E. Yagoub¹ | Jeongwon Park^{1,2}



>2020: 2.5D/3D fine-pitch assembly + stacking



HfO₂/TiO₂/HfO₂ tri-layer high-K gate oxide based MoS₂ negative capacitance FET with steep subthreshold swing

Cite as: AIP Advances 10, 035202 (2020); <https://doi.org/10.1063/1.5143039>
Submitted: 05 January 2020 | Accepted: 16 February 2020 | Published Online: 02 March 2020

Md. Sherajul Islam, Shabirul Islam, A. S. M. Jannatul Islam, and Jeongwon Park

COLLECTIONS




FIGURE 1 GaN HEMT equivalent circuit-small signal model (EC-SSM) including the substrate-buffer model¹⁹

Agenda

- Introduction
- Semiconductor Market and R&D Trends
- Transistor Scaling
- Challenges and Prospects

CHIPS *for* AMERICA




Funding details of CHIPS and Science Act (USD).		
Key Programs	Five-Year Authorization	Increase over Baseline
National Science Foundation (NSF)	\$81 billion	\$36 billion
NSF Tech Directorate	\$20 billion	\$20 billion
NSF Core activities	\$61 billion	\$16 billion
Department of Commerce (DOC)	\$11 billion	\$11 billion
Regional Technology Hubs	\$10 billion	\$10 billion
RECOMPETE pilot	\$ 1 billion	\$ 1 billion
National Institute of Standards and Technology (NIST)	\$10 billion	\$ 5 billion
NIST research	\$6.9 billion	\$2.8 billion
Manufacturing USA	\$829 million	\$744 million
Manufacturing Extension Partnership	\$2.3 billion	\$1.5 billion
Department of Energy (DOE)*	\$67.9 billion	\$30.5 billion
DOE Office of Science	\$50.3 billion	\$12.9 billion
Additional DOE Science and Innovation	\$17.6 billion	\$17.6 billion
Total	\$169.9 billion	\$82.5 billion

*Across all the DOE sections, there is:

- A total of \$14.7 billion for infrastructure, equipment, and instrumentation across 17 DOE National Laboratories.
- A total of \$16.5 billion in new or above baseline authorizations for research in the 10 technology areas identified in the United States Innovation and Competition Act of 2021 across the Office of Science and DOE's applied R&D offices in advanced energy and industrial efficiency technologies, artificial intelligence and machine learning, advanced manufacturing, cybersecurity, biotechnology, high performance computing, advanced materials, and quantum information science.

Source: H.R. 4346, The CHIPS and Science Act of 2022, <http://www.commerce.senate.gov>.

Hype Cycle for Emerging Technologies (2022)



Plateau will be reached:

○ less than 2 years

● 2 to 5 years

● 5 to 10 years

▲ More than 10 years

⊗ Obsolete before plateau

Source: Gartner

As of August 2022

What is Exascale and Why Zettascale

Performance (FP64-tensor)

> 1 Exaflop

Performance (FP32 -tensor)

> 1 Exaflop

Peak Performance (BF16/Int8 -tensor)





> 8-16 Exaflop



Power


20-30 MW/Exaflop

Goal: Solve fundamental problems from first principles




Zettascale technologies will make Exascale mainstream


Hyperscale Data Centers



IT Load Capacity - Q3 2021



Source: Synergy Research Group



Source: Cisco Global Cloud Index, 2015-2020.

A Within Data Center (77%)



Storage, production and development data, authentication

B Data Center to Data Center (9%)



Replication, CDN, intercloud links


C Data Center to User (14%)



Web, email internal VoD, WebEx...


Traffic within data center is main limiting factor

Demand for higher data rates concurrently fueling demand of billions of devices




Source: 2020 IEEE ISSCC, Cisco VNI Global IP Traffic Forecast 2017-2022

Exponential data traffic, enabled by machine-to-machine communication



Source: International Business Strategies, Inc. (IBS), April 2020

The new ecosystem of the electronics' industry based on semiconductor technologies.



<International Collaboration>


International Roadmap Committee (IRC@2020.6)

- IEEE IRDS™
- SDRJ/JSAP*1
- SINANO*2 institute


AB: Applications Benchmarking, SA: Systems and Architecture, OSC: Outside system Connectivity, MM: More Moore, BC: Beyond CMOS, CE&QIP: Cryogenics Electronics and Quantum Information Processing, PI: Packaging Integration, FI: Factory Integration, L: Lithography, YE: Yield Enhancement, M: Metrology, ESH/S: Environment, Safety, Health, and Sustainability, MtM: More than Moore, MDs: Market drivers (automobile, medical devices).

*1: The System Device Roadmap Committee of Japan/The Japan Society of Applied Physics


*2: The European Academic and Scientific Association for Nanoelectronics



Semiconductor Value Chain




Source: TSMC



Semiconductor Value Chain




Ecosystem of semiconductors




Nanodevices for Computing and Logic Beyond CMOS

40 Years of Microprocessor Trend Data



IRDS Roadmap: Devices Beyond CMOS



Identify and Mature Options for Semiconductors Beyond the Present State of the Art

Materials to Systems in Semiconductor Manufacturing and Beyond



Semiconductor Manufacturing

New architectures /
New devices



CMOS image sensors



Power



MRAM



Analog compute-in-memory

New structures / 3D



3D NAND



3D GAA Logic



3D DRAM



Buried/backside
power Rail

New materials



Low R wiring
for Logic



HKMG for
DRAM periphery



Low R contact
for Logic



Low R metals
for DRAM

New ways to shrink



New hard mask /
hard mask open



Multi-patterning




EUV



Self-alignment

Advanced packaging




HBM DRAM



CMOS bonded
array NAND




2.5D logic




Logic chiplets

Introduction: *scaling scenario for device architectures*



Transistor 2003-2025 evolution: From 2D Equivalent scaling to 3D Power scaling




Source: Intel investor meeting 2022

Change in the MOSFET device architecture from the 2D planar through 2.5D FinFets to 3D monolithic VLSI with GAA

>2020: 2.5D/3D fine-pitch assembly + stacking





FinFET
2011-2022




- Increasing drive by taller fin
- Better channel control for better perf-power

Lateral GAA
2022->2034





- Increasing drive by stacked devices
- Better channel control for better perf-power
- Reduced footprint stdcell

Vertical GAA
(complimentary to LGAA)
2027->2034








- Elimination of bottleneck design rules for efficient 3D architectures (e.g. memory-on-logic)
- Better channel control w/ thin films
- Use cases: SRAM, memory selector, cross-bar switches, etc.

3D VLSI
2030->2034









- Sequential integration/fine-pitch stacking (e.g. logic, memory, NVM, analog, IO, RF, sensors)

Vertical transistors and nanoribbons are progressively entering the logic technology arsenal



Source: IMEC and Intel

YEAR OF PRODUCTION	2022	2025	2028	2031	2034	2037
	G48M24	G45M20	G42M16	G40M16 T2	G38M16 T4	G38M16 T6
Logic industry "Node Range" Labeling	"3nm"	"2nm"	"1.5nm"	"1.0nm eq"	"0.7nm eq"	"0.5nm eq"
Fine-pitch 3D integration scheme	Stacking	Stacking	Stacking	3DVLSI	3DVLSI	3DVLSI
Logic device structure options	finFET LGAA	LGAA	LGAA CFET-SRAM	LGAA-3D CFET-SRAM	LGAA-3D CFET-SRAM	LGAA-3D CFET-SRAM
Platform device for logic	finFET	LGAA	LGAA CFET-SRAM	LGAA-3D CFET-SRAM-3D	LGAA-3D CFET-SRAM-3D	LGAA-3D CFET-SRAM-3D
						
LOGIC DEVICE GROUND RULES						
Mx pitch (nm)	32	24	20	16	16	16
M1 pitch (nm)	32	23	21	20	19	19
M0 pitch (nm)	24	20	16	16	16	16
Gate pitch (nm)	48	45	42	40	38	38
Lg: Gate Length - HP (nm)	16	14	12	12	12	12
Lg: Gate Length - HD (nm)	18	14	12	12	12	12
Channel overlap ratio - two-sided	0.20	0.20	0.20	0.20	0.20	0.20
Spacer width (nm)	6	6	5	5	4	4
Spacer k value	3.5	3.3	3.0	3.0	2.7	2.7
Contact CD (nm) - finFET, LGAA	20	19	20	18	18	18
Device architecture key ground rules						
Device lateral pitch (nm)	24	26	24	24	23	23
Device height (nm)	48	52	48	64	60	56
FinFET Fin width (nm)	5.0					
Footprint drive efficiency - finFET	4.21					
Lateral GAA vertical pitch (nm)		18.0	16.0	16.0	15.0	14.0
Lateral GAA (nanosheet) thickness (nm)		6.0	6.0	6.0	5.0	4.0
Number of vertically stacked nanosheets on one device		3	3	4	4	4
LGAA width (nm) - HP		30	30	20	15	15
LGAA width (nm) - HD		15	10	10	6	6
LGAA width (nm) - SRAM		7	6	6	6	6
Footprint drive efficiency - lateral GAA - HP		4.41	4.50	5.47	5.00	4.75
Device effective width (nm) - HP	101.0	216.0	216.0	208.0	160.0	152.0
Device effective width (nm) - HD	101.0	126.0	96.0	128.0	88.0	80.0
PN separation width (nm)	45	40	20	15	15	10

Overall technology progression in the 2022 IRDS remains close to forecast.

YEAR OF PRODUCTION	2021	2022	2025	2028	2031	2034
	G51M30	G48M24	G45M20	G42M16	G40M16/T2	G38M16/T4
Logic industry "Node Range" Labeling (nm)	"5"	"3"	"2.1"	"1.5"	"1.0 eq"	"0.7 eq"
IDM-Foundry node labeling	i7-f5	i5-f3	i3-f2.1	i2.1-f1.5	i1.5e-f1.0e	i1.0e-f0.7e
Logic device structure options	FinFET	finFET LGAA	LGAA	LGAA	LGAA-3D	LGAA-3D
Platform device for logic	finFET	finFET	LGAA	LGAA	LGAA-3D	LGAA-3D
Frequency scaling - node-to-node	-	0.02	0.16	0.09	-0.08	-0.01
CPU frequency at constant power density (GHz)	3.13	2.83	3.53	2.50	1.48	0.86
Power at iso frequency - node-to-node	-	-0.16	-0.27	-0.05	-0.06	-0.08
Power density - relative	1.00	1.12	1.04	1.59	2.51	4.27
LOGIC TECHNOLOGY ANCHORS						
Patterning technology inflection for Mx interconnect	193i, EUV DP	193i, EUV DP	193i, EUV DP	193i, High-NA EUV	193i, High-NA EUV	193i, High-NA EUV
Beyond-CMOS as complimentary to platform CMOS	-	-	-	2D Device, FeFET	2D Device, FeFET	2D Device, FeFET
Channel material technology inflection	SiGe25%	SiGe50%	SiGe50%	Ge, 2D Mat	Ge, 2D Mat	Ge, 2D Mat
Process technology inflection	Conformal Doping, Contact	Channel, RMG	Lateral/Atomic Etch	Non-Cu Mx	3DVLSI	3DVLSI
Stacking generation inflection	2D	3D-stacking: W2W, D2W Mem-on-Logic	3D-stacking: W2W, D2W Mem-on-Logic	3D-stacking, Fine-pitch stacking, P-over-N, Mem-on-Logic	3D-stacking, 3DVLSI: Mem-on-Logic with Interconnect	3D-stacking, 3DVLSI: Logic-on-Logic

Devices will continue to aggressively scale in the next 5 years


Logic/Foundry Process Roadmaps (for Volume Production)

	2016	2017	2018	2019	2020	2021	2022
Intel	14nm+	10nm (limited) 14nm++		10nm	10nm+	10nm++	7nm EUV
Samsung	10nm		8nm	7nm EUV 6nm EUV	18nm FDSOI 5nm	4nm	3nm GAA
TSMC	10nm	7nm 12nm		7nm+ EUV	5nm 6nm	5nm+	4nm 3nm
GlobalFoundries			22nm FDSOI 12nm finFET		12nm FDSOI	22nm+ FDSOI 12nm+ finFET	
SMIC				14nm finFET	12nm finFET		8-10nm finFET
UMC		14nm finFET			22nm planar		


Note: What defines a process "generation" and the start of "volume" production varies from company to company, and may be influenced by marketing embellishments, so these points of transition should only be seen as very general guidelines.

Sources: Companies, conference reports and IC Insights

Lithography scanners



Growth of EUV lithography scanners




TSMC Advanced Technology Roadmap



<https://semiwiki.com/semiconductor-manufacturers/tsmc/328096-tsmc-2023-north-america-technology-symposium-overview-part-1/>

Device Architecture Outlook



* TMD: transition metal dichalcogenides

<https://semiwiki.com/semiconductor-manufacturers/tsmc/328118-tsmc-2023-north-america-technology-symposium-overview-part-2/>


Potential logic scaling roadmap extension




Metal Pitch (nm)	Continued dimensional scaling								
40	28	21	21	18	18	16	16	16	16-12



Context-aware interconnect




Reconnecting with NTRS/ITRS Technology Nodes (1/2 of metal pitch)



Sources: Companies, conference reports and IC Insights

System interconnect roadmap of advanced packaging, with hybrid bonding as a new key enabler






Better power efficiency w/
finer pitch, shorter lengths

Hybrid bonding reduces
lengths to micron scale


Future integration:
Logic + Memory + PMIC

N3XT NANOSYSTEM

> 2 MILLION CNFETS, 1 MBIT RRAM




Planning for the advent of monolithic heterogeneous integration



N3XT CHIP

ULT = upper layer transistor



The Different Ages of Scaling

(Different methods for different times)

1 Geometrical Scaling (1975-2002)

- ◆ Reduction of horizontal and vertical physical dimensions in conjunction with improved performance of planar transistors

2 Equivalent Scaling (2003~2024)


- ◆ Reduction of only horizontal dimensions in conjunction with introduction of new materials and new physical effects. New vertical structures replace the planar transistor

3 3D Power Scaling (2025~2040)



- ◆ Transition to complete vertical device structures. Heterogeneous integration in conjunction with reduced power consumption become the technology drivers



The Ideal 3D MOS Transistor (2025~2040)







TFET Performance is Moving Close to the Target!




Beyond CMOS continues to improve towards goal!

Reducing supply voltage—Steep subthreshold swing


concept	CryoCMOS	Tunnel FET	Dirac / cold source FET	Negative capacitance
mechanism	$SS \propto k_B T / q$  <p>Cryo-CMOS $SS < 60 \text{ mV/dec.}$ higher I_{on} @ lower V_{DD} Conventional CMOS $SS > 60 \text{ mV/de.}$ lower I_{off}</p>	<p>Energy filtering by band to band tunneling around the Fermi level</p> 	<p>Energy filtering by limited density of states in source</p>  <p>Graphene used as source</p>	<p>Amplify internal potential with ferroelectric in gate stack without impacting transport</p> 
challenge	<p>External refrigeration Significant development needed</p>	<p>Low current Variability SS limited by TAT</p>	<p>Low current Same challenges as 2Ds</p>	<p>Stabilization Ultra-thin ferroelectric</p>

2 complementing routes for More Moore scaling



Candidates for Energy Efficient CMOS Devices

“ Innovations in structures, materials & processes to shrink **standard cell area** without decreasing effective device width & minimum metal width ”



Emerging Semiconductor Heterogeneous Integration

• Next-Generation Compound Semiconductor Project (2022-2025)

B5G/6G High Frequency Semiconductor Technologies



GaN and **InP** compound semiconductor devices and circuits



Wide Bandgap High Power Semiconductor Technologies



GaN, **SiC** based wide bandgap devices and circuits

• B5G/6G Prospective Technology Developments (2021-2024)

- Sub-THz / THz technology
- Low-Earth Orbit (LEO) communications
- B5G/6G electromagnetic technology




Wide-Bandgap Semiconductors (SiC, and GaN) for Power Applications



Image Courtesy: Infineon

Most Emerging Systems Accelerate a Particular Class of Problems


Architectures/ Systems



**Reversible systems
are the only general
purpose accelerator**



Emerging Devices → Emerging Kernels → Emerging Systems




Expanding Global Footprint for 12" Fabs

Fab16 - Nanjing



Fab23 - Kumamoto



China

Japan

US

Fab21 - Arizona



In production

Under construction during 2023

Intel's Worldwide Manufacturing Network



* Projected

intel®



Network World

<https://www.networkworld.com/article/intels-germ...>

Intel's German chip fab plans expand

Jun 20, 2023 — Intel will spend more than \$32 billion to open two high-end microchip fabrication facilities in Magdeburg, Germany, in an expansion of the ...


Agenda

- Introduction
- Semiconductor R&D Trends
- Transistor Scaling
- Materials and Devices
- **Brief Introduction of Other Research Areas in My Group**

CHIPS *for AMERICA*



Energy-efficiency and Performance Innovation of Chips with 2-Dimensional Materials (EPIC 2-D Materials)



FuSe: EPIC-2D Materials

R1-EPSCoR State

CHIP (UNR)

- Single Chip
- More than Moore (NCFET, TFET)
- 2D Materials

Well-resourced R1 Research

Interconnects (UF)

- Metaconductors
- Novel Interconnector materials


Carnegie R2 Research

Package (MTU)

- System in a Package (SiP)
- Several chips in one package

Engineering Education (UF)

Well-resourced R1 Research



Transistor 2003-2025 evolution: From 2D Equivalent scaling to 3D Power scaling


Energy-efficient MetaConductors for Convergence of Sustainable Electronics (E-MC2 of Sustainable Electronics): \$750k (Phase I Y1), \$5M (Target Y2-Y3)



Team name: metaforce

Revolutionizing the Semiconductor Industry

Our **metaconductors** help the electronics industry achieve high performance computing with 200% power efficiency improvement.



Jeongwon Park
(EBE, UNR)



Jin W. Choi
(ECE, MTU)



PI: YK Yoon
(ECE, UF)







Gloria Kim
(EED, UF)


Meta-Research Triangle

Wireless Power Transfer



Multiscale



Evaluation and Sensor Performance



HORIBA





Frame Dimensions: 180mm × 130mm × 27mm


Test sensors for ppb sensitivity and selectivity
Temperature range: -190 °C to 600 °C

Sensitive detection and identification of airborne chemicals and biological agents

- 2D materials FET response in different environments




- Light matter interaction for selectivity




- Device miniaturization, connectivity, packaging etc.




Graphene Roadmap




Antennas



Supercapacitors



Flexible antennas in consumer electronic devices




Transparent electrodes

Processing Challenges

Smart Sensors





Optoelectronics Devices



High-Performance Computing

Low-cost RF Circuits
Mid-performance (GHz)



• 'Graphene' was first isolated in the lab by Professor Andre Geim with former student Konstantin Novoselov at the University of Manchester, England in 2004

Pr. Andre K. Geim




2010 Nobel Prize

for "groundbreaking experiments regarding the two-dimensional material graphene" (Both were later Knighted, twice)



Pr. Kostya Novoselov

Davidson Foundation Cleanroom



Mask aligner



Image Source: University of Nevada, Reno



CVD: 2D Materials



E-beam evaporator



University of Nevada, Reno



Thank you for your support



uOttawa

KERI
한국전기연구원
KOREA ELECTROTECHNOLOGY RESEARCH INSTITUTE



APPLIED MATERIALS



Stanford
University


SLAC
NATIONAL ACCELERATOR LABORATORY



NSERC
CRSNG



Santa Clara
University





University of Nevada, Reno

